

A Fully Integrated 40-Gbit/s Clock and Data Recovery Circuit Using InP/InGaAs HBTs

Hideyuki Nosaka, Eiichi Sano*, Kiyoshi Ishii, Minoru Ida,
Kenji Kurishima, Takatomo Enoki, and Tsugumichi Shibata

NTT Photonics Laboratories, NTT Corporation
3-1 Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-0198 Japan

Abstract — An integrated clock and data recovery (CDR) circuit is a key element for optical communication systems at 40 Gbit/s. We present a fully integrated 40-Gbit CDR circuit fabricated using InP/InGaAs HBTs. The circuit contains a linear-type phase detector and a full-data-rate voltage-controlled oscillator. Error-free operation and wide eye opening were obtained for 40-Gbit/s pseudorandom bit sequence (PRBS) with a length of $2^{23}-1$. The fabricated IC dissipates 1.71 W at a supply voltage of -4.5V.

I. INTRODUCTION

A clock and data recovery (CDR) circuit is required in an optical receiver in order to extract the clock signal from the incoming random data stream. To meet the increasing demands for more transmission capacity, time-division multiplexing (TDM) systems at a data rate of 40 Gbit/s are now under development. 40-Gbit/s class monolithic integrated CDRs using SiGe bipolar [1] and GaAs HEMT [2] technologies have been reported. These CDRs, however, use half-data-rate clocks to regenerate the input data. While the half-rate architecture has an advantage of half-speed circuit operation, it requires about twice the circuit scale and quadrature clock phases. Recently, full-data-rate CDRs have been demonstrated by using InP-based devices. Murata et al. [3] reported a fully integrated 43-Gbit/s CDR IC using InP-HEMTs. On the other hand, only open-loop operation has been verified in the full-data-rate CDR using InP HBTs [4].

HBTs have some advantages over HEMTs in terms of driving capability, breakdown voltage, and device size. Concerning CDR applications, the lower phase noise [5] and higher driving capability [6] of HBTs result in lower jitter generation in voltage-controlled oscillators (VCOs) and higher input sensitivity in decision circuits, respectively. Among HBTs, InP-based HBTs are superior to GaAs-based HBTs in terms of speed and power dissipation because of high electron velocities and low base-emitter turn-on voltages [7].

This paper describes a fully integrated 40-Gbit/s CDR cir-

cuit fabricated using InP/InGaAs HBTs [8]. Error-free operation was obtained for 40-Gbit/s pseudorandom bit sequence (PRBS) with a length of $2^{23}-1$. To our knowledge, this is the first demonstration of 40-Gbit/s full data rate CDR using HBTs.

II. CIRCUIT DESIGN

Figure 1 shows a block diagram of the CDR circuit. It consists of a half-bit delay, a linear-type phase detector (PD), a lag-lead loop filter, a feed-forward-type VCO, a master-slave D-type flip-flop (D-FF), and output drivers. The phase-locked-loop (PLL) based architecture of the CDR is consistent with that in [9]. The linear-type PD offers a wide pull-in range without a frequency acquisition circuit, whereas the binary-type PD tends to limit loop gain and pull-in range to prevent jitter caused by the so-called bang-bang operation. In addition, the linear CDR architecture contains only one clock distribution (to the D-FF and the output driver) because the linear-type PD detects clock phases indirectly from incoming data and retimed data. This eases the layout-design difficulty that we face when the binary CDR is used for such high-speed operation.

The half-bit delay, which roughly compensates data edge density variations, is composed of two-stage differential amplifiers. A static master-slave D-FF is used as the decision circuit to obtain good retiming feature. Figure 2 shows




Fig. 1. Block diagram of the CDR circuit.

*Now with Research Center for Integrated Quantum Electronics, Hokkaido university, Sapporo, Japan




Fig. 2. Ring-oscillator-type VCO.

the VCO configuration. A two-stage ring oscillator was used as the VCO. To boost oscillation frequency without reducing internal voltage amplitude, we adopted novel feed-forward differential amplifiers as VCO cores. A similar technique has been demonstrated in a T-type flip-flop [10] to improve the operation frequency. Figure 3 shows the simulated oscillation frequency versus the internal volt-




Fig. 3. Simulated VCO oscillation frequency.




Fig. 4. Photograph of the CDR IC.

age amplitude under the condition that VB is constantly biased near the maximum oscillation frequency. The feed-forward ratio (FFR) is defined as $(R1 / RL) \times 100$, where $RL = R1 + R2$. The oscillation frequency is in a trade-off relation with the internal voltage amplitude in the case of $FFR = 0\%$ (normal-type VCO core). The relationship is relaxed with increasing FFR. In this design, we selected a FFR of 50% with a RL of 110Ω to reach 40 GHz.

III. EXPERIMENTAL RESULTS

The CDR IC was fabricated using non-self-aligned InP/InGaAs HBTs [8]. The epitaxial layers were grown on 3-inch wafer by metalorganic vapor phase epitaxy (MOVPE). The HBT has a 70-nm-thick undoped InP emitter, a 50-nm-thick carbon-doped InGaAs base, and a 300-nm-thick InGaAs collector. The lateral emitter dimension of the standard HBT is $1 \mu\text{m} \times 4 \mu\text{m}$. The undoped emitter offers the same cut-off frequency f_T as the conventional emitter structure at only half the collector current. The fabricated HBTs have a f_T of 140 GHz, and a f_{\max} of 200 GHz at the current density of $5 \times 10^4 \text{ A/cm}^2$ with $V_{CE} = 1.2 \text{ V}$. Figure 4 shows the photograph of the CDR IC. The chip size is $2 \text{ mm} \times 2 \text{ mm}$.

Measurements were performed on wafer using quadruple RF probes. The input 40-Gbit/s nonreturn-to-zero signal was generated by the combination of a 12.5-Gbit/s 4-channel pulse pattern generator (PPG), a 25-Gbit/s multiplexer unit, and a multiplexer module with a 70-Gbit/s multiplexer and a 50-Gbit/s decision circuit using InP HEMTs [11]. The recovered data signal from the CDR IC




Fig. 5. Measured waveforms of recovered clock (upper) and recovered data (lower). H: 10 ps/div., V: 200 mV/div.




Fig. 6. Measured spectrum of recovered clock.

was demultiplexed twice using an InP HEMT decision IC module [11], and then sent to an error detector.

Figure 5 shows the waveforms of recovered clock (upper trace) and recovered data (lower trace) observed by a digitized sampling oscilloscope (HP 54750A). The input data was a 40-Gbit/s $2^{23}-1$ PRBS. The eye opening was very wide, and error-free operation was confirmed. The rms jitter of recovered clock and recovered data measured by the oscilloscope were 0.9 and 1.3 ps, respectively. The VCO oscillation frequency can be adjusted from 31.5 to 40.3 GHz by controlling VC. The VCO exhibits a wide tuning range of 25% around its midband frequency. The CDR operation was confirmed almost throughout the complete VCO tuning range using a 0011 data pattern from a frequency synthesizer. The pull-in range of the CDR was

TABLE I
COMPARISON OF THE CDR ICs

Ref.	Device	Bit rate	Power dis.	Comment
[1]	SiGe HBT	40 Gbit/s	5.4 W	with 1:4 DEMUX, half-rate clock
[2]	GaAs HEMT	40 Gbit/s	3.2 W	with 1:4 DEMUX, half-rate clock
[3]	InP HEMT	43 Gbit/s	2.79 W	
[4]	InP HBT	40 Gbit/s	5.6 W	only open-loop operation
This work	InP HBT	40 Gbit/s	1.71 W	

TABLE II
CDR IC CHARACTERISTICS

Technology	InP/InGaAs HBT with undoped emitter ($f_T = 140$ GHz, $f_{max} = 200$ GHz)
Chip size	2 mm x 2 mm
Supply voltage	-4.5 V
Power dissipation	1.71 W
Recovered clock jitter	946 fs _{RMS} , 6.67 ps _{p-p} for $2^{23}-1$ PRBS 848 fs _{RMS} , 6.00 ps _{p-p} for 2^7-1 PRBS
Recovered data jitter	1277 fs _{RMS} , 9.56 ps _{p-p} for $2^{23}-1$ PRBS 1292 fs _{RMS} , 9.11 ps _{p-p} for 2^7-1 PRBS
Output amplitude	440 mV _{p-p} for recovered clock 640 mV _{p-p} for recovered data
Pull-in range	105 MHz
VCO tuning range	31.5 GHz-40.3 GHz (25%)
Input sensitivity*	30 mV (BER < 10^{-12} , $2^{23}-1$ PRBS)

* Measured at 36 Gbit/s

estimated at 105 MHz by using a measured VC-pull-in range of 9.8 mV and a measured VCO sensitivity against VC of 10.7 GHz/V for the condition of 40 Gbit/s, 2^7-1 PRBS, and $BER < 10^{-10}$. Figure 6 shows the spectrum of the recovered clock. The power dissipation of the IC was 1.71 W at a supply voltage of -4.5 V. Table I compares the power dissipation of the CDR ICs reported in [1]-[4]. The InP-HBTs we used for the CDR IC have a potential for fabricating a 1.8-W 1:4 DEMUX. We estimate that the power dissipation of the CDR with 1:4 DEMUX IC should be lower than 3 W by taking account of the removal of CDR output drivers and a DEMUX input buffer. Table II summarizes the measured characteristics of the CDR IC.

IV. CONCLUSION

A fully integrated 40-Gbit/s CDR IC was realized using InP/InGaAs HBTs. The CDR IC regenerates incoming data by a static decision circuit at a full-data-rate recovered clock. Error-free operation and wide eye open-

ing were obtained for a 40-Gbit/s $2^{23}-1$ PRBS data signal. Low-power dissipation of 1.71 W was achieved by using undoped-emitter HBTs and a linear-PLL architecture.

ACKNOWLEDGMENT

The authors thank H. Toba, H. Sugahara, and K. Murata for their encouragement and variable suggestions. They also thank H. Nakajima, N. Watanabe, T. Takada, H. Tomiyama, and S. Moriyama for their support during design, fabrication, and measurements.

REFERENCES

- [1] M. Reinhold, C. Dorschky, R. Pullela, E. Rose, P. Mayer, P. Paschke, Y. Baeyens, J.-P. Mattia, and F. Kunz, "A fully-integrated 40Gb/s clock and data recovery / 1:4 DEMUX IC in SiGe technology," *2001 IEEE ISSCC Tech. Dig.*, pp. 84-85, 2001.
- [2] M. Lang, Z. G. Wang, A. Thiede, H. Lienhart, T. Jakobus, W. Bronner, J. Hornung, and A. Hulsmann, "A complete GaAs HEMT single chip data receiver for 40 Gbit/s data rates," *1998 IEEE GaAs IC Symp. Tech. Dig.*, pp. 55-58, 1998.
- [3] K. Murata, K. Sano, E. Sano, S. Sugitani, and T. Enoki, "Fully monolithic integrated 43 Gbit/s clock and data recovery circuit in InP HEMT technology," *Electron. Lett.*, vol. 37, no. 20, pp. 1235-1237, 2001.
- [4] G. Georgiou, Y. Baeyens, Y.-K. Chen, C. Groepper, P. Paschke, R. Pullela, M. Reinhold, C. Dorschky, J. P. Mattia, T. W. Mohrenfels, and C. Schulien, "Clock and data recovery IC for 40 Gb/s fiber-optic receiver," *2001 IEEE GaAs IC Symp. Tech. Dig.*, pp. 93-96, 2001.
- [5] H. Wang, K. W. Chang, L. T. Tran, J. C. Cowles, T. R. Block, E. W. Lin, G. S. Dow, A. K. Oki, D. C. Streit, and B. R. Allen, "Low phase noise millimeter-wave frequency sources using InP-based HBT MMIC technology," *IEEE J. Solid-State Circuits*, vol. 31, no. 10, pp. 1419-1425, 1996.
- [6] E. Sano, H. Nakajima, N. Watanabe, and S. Yamahata, "40Gbit/s decision IC using InP/InGaAs composite-collector heterojunction bipolar transistors," *Electron. Lett.*, vol. 35, no. 14, pp. 1194-1195, 1999.
- [7] E. Sano, K. Kurishima, H. Nakajima, and S. Yamahata, "High-speed, low-power lightwave communication ICs using InP/InGaAs double-heterojunction bipolar transistors," *IEICE Trans. Electron.*, vol. E82-C, no. 11, pp. 2000-2006, 1999.
- [8] M. Ida, K. Kurishima, H. Nakajima, N. Watanabe, and S. Yamahata, "Undoped-emitter InP/InGaAs HBTs for high-speed and low-power applications," *Tech. Dig. Int. Electron Device Meeting (IEDM)*, pp. 854-856, 2000.
- [9] N. Ishihara, S. Fujita, M. Togashi, S. Hino, Y. Arai, N. Tanaka, Y. Kobayashi, and Y. Akazawa, "3.5-Gb/s x 4-ch Si bipolar LSI's for optical interconnection," *IEEE J. Solid-State Circuits*, vol. 30, pp. 1493-1501, 1995.
- [10] K. Ishii, H. Ichino, M. Togashi, and C. Yamaguchi, "Very-high-speed Si bipolar static frequency dividers with T-type flip-flops," *IEEE J. Solid-State Circuits*, vol. 30, pp. 19-24, 1995.
- [11] K. Murata, T. Otsuji, E. Sano, S. Kimura, and Y. Yamane, "70-Gbit/s multiplexer and 50-Gbit/s decision IC modules using InAlAs/InGaAs/InP HEMTs," *IEICE Trans. on Electron.*, vol. E83-C, no. 7, pp. 1166-1169, 2000.